

10016184.121001

BEST AVAILABLE COPY

1. A signal processing device comprising a plurality of functional units (UC1-UCn) for processing digital data based on an instruction word, and a plurality of register files (RF1-RFn) for storing results obtained from respective ones of said functional units, wherein said functional units are arranged to write a result to a predetermined register of said register files by using a register address (RRI) derived from said instruction word,
- 5 characterized by
- register allocation means (RA) for selecting at least two of said register files (RF1-RFn) and for supplying said register address to said selected register files, if said instruction word comprises a corresponding indication.
- 10
2. A device according to claim 1, characterized in that
- said functional units (UC1-UCn) are arranged to supply said corresponding indication to said register allocation means (RA).
3. (Amended) A device according to claim 1, characterized in that said signal processing device is a programmable VLIW processor, and said register files are partitioned register files (RF1-RFn), wherein a data stationary instruction encoding is used.
4. (Amended) A device according to claim 1, characterized in that said corresponding indication is an information stating that said result is to be written to said register address of said selected register files.

5. (Amended) A device according to claim 1, characterized in that said corresponding indication is a result index (RI) which refers to a multicast or broadcast register in said selected register files.

6. (Amended) A device according to claim 1, characterized in that said register allocation means comprises demultiplexing means (DM1-DM3) for demultiplexing said result and said register address (RRI) to said selected register files in response to said corresponding indication.

7. (Amended) A device according to claim 1, characterized in that said functional units are functional unit clusters (UC1-UCn).

8. A method of supplying a signal processing result to a plurality of registers arranged in different register files (RA1-RA_n) of a signal processing device, said method comprising the steps of:

- 15 a) determining a register address (RRI) based on an instruction word, and
b) supplying said register address to said plurality of register files,
characterized by the steps of
c) selecting said different register files based on a corresponding indication in said instruction word and supplying said register address to said selected register files.

20 9. A method according to claim 8, characterized in that said corresponding indication is an information stating that said result is to be written to said register address of said selected register files.

25 10. A method according to claim 8, characterized in that said corresponding indication is a result index (RI) which refers to a multicast or broadcast register in said selected register files.

11. (Amended) A method according to claim 8, characterized in that said selection step comprises a demultiplexing step of demultiplexing said result and said register address to said selected register files in response to said corresponding indication.